2021-05-08 19:28:52 +00:00
|
|
|
// Copyright 2021 yuzu Emulator Project
|
|
|
|
// Licensed under GPLv2 or any later version
|
|
|
|
// Refer to the license.txt file included.
|
|
|
|
|
|
|
|
#include "shader_recompiler/backend/glasm/emit_context.h"
|
|
|
|
#include "shader_recompiler/backend/glasm/emit_glasm_instructions.h"
|
|
|
|
#include "shader_recompiler/frontend/ir/value.h"
|
|
|
|
|
|
|
|
namespace Shader::Backend::GLASM {
|
|
|
|
|
2021-05-09 06:11:34 +00:00
|
|
|
void EmitIAdd32(EmitContext& ctx, IR::Inst& inst, ScalarS32 a, ScalarS32 b) {
|
|
|
|
ctx.Add("ADD.S {}.x,{},{};", inst, a, b);
|
2021-05-08 19:28:52 +00:00
|
|
|
}
|
|
|
|
|
2021-05-09 06:11:34 +00:00
|
|
|
void EmitIAdd64([[maybe_unused]] EmitContext& ctx, [[maybe_unused]] Register a,
|
|
|
|
[[maybe_unused]] Register b) {
|
2021-05-08 19:28:52 +00:00
|
|
|
throw NotImplementedException("GLASM instruction");
|
|
|
|
}
|
|
|
|
|
2021-05-09 06:11:34 +00:00
|
|
|
void EmitISub32(EmitContext& ctx, IR::Inst& inst, ScalarS32 a, ScalarS32 b) {
|
|
|
|
ctx.Add("SUB.S {}.x,{},{};", inst, a, b);
|
2021-05-08 19:28:52 +00:00
|
|
|
}
|
|
|
|
|
2021-05-09 06:11:34 +00:00
|
|
|
void EmitISub64([[maybe_unused]] EmitContext& ctx, [[maybe_unused]] Register a,
|
|
|
|
[[maybe_unused]] Register b) {
|
2021-05-08 19:28:52 +00:00
|
|
|
throw NotImplementedException("GLASM instruction");
|
|
|
|
}
|
|
|
|
|
2021-05-09 06:11:34 +00:00
|
|
|
void EmitIMul32(EmitContext& ctx, IR::Inst& inst, ScalarS32 a, ScalarS32 b) {
|
|
|
|
ctx.Add("MUL.S {}.x,{},{};", inst, a, b);
|
2021-05-08 19:28:52 +00:00
|
|
|
}
|
|
|
|
|
2021-05-09 22:49:27 +00:00
|
|
|
void EmitINeg32(EmitContext& ctx, IR::Inst& inst, ScalarS32 value) {
|
|
|
|
ctx.Add("MOV.S {},-{};", inst, value);
|
2021-05-08 19:28:52 +00:00
|
|
|
}
|
|
|
|
|
2021-05-09 06:11:34 +00:00
|
|
|
void EmitINeg64([[maybe_unused]] EmitContext& ctx, [[maybe_unused]] Register value) {
|
2021-05-08 19:28:52 +00:00
|
|
|
throw NotImplementedException("GLASM instruction");
|
|
|
|
}
|
|
|
|
|
2021-05-09 22:49:27 +00:00
|
|
|
void EmitIAbs32(EmitContext& ctx, IR::Inst& inst, ScalarS32 value) {
|
|
|
|
ctx.Add("ABS.S {},{};", inst, value);
|
2021-05-08 19:28:52 +00:00
|
|
|
}
|
|
|
|
|
2021-05-09 06:11:34 +00:00
|
|
|
void EmitIAbs64([[maybe_unused]] EmitContext& ctx, [[maybe_unused]] Register value) {
|
2021-05-08 19:28:52 +00:00
|
|
|
throw NotImplementedException("GLASM instruction");
|
|
|
|
}
|
|
|
|
|
2021-05-09 06:11:34 +00:00
|
|
|
void EmitShiftLeftLogical32(EmitContext& ctx, IR::Inst& inst, ScalarU32 base, ScalarU32 shift) {
|
|
|
|
ctx.Add("SHL.U {}.x,{},{};", inst, base, shift);
|
2021-05-08 19:28:52 +00:00
|
|
|
}
|
|
|
|
|
2021-05-09 06:11:34 +00:00
|
|
|
void EmitShiftLeftLogical64([[maybe_unused]] EmitContext& ctx, [[maybe_unused]] Register base,
|
|
|
|
[[maybe_unused]] Register shift) {
|
2021-05-08 19:28:52 +00:00
|
|
|
throw NotImplementedException("GLASM instruction");
|
|
|
|
}
|
|
|
|
|
2021-05-09 22:49:27 +00:00
|
|
|
void EmitShiftRightLogical32(EmitContext& ctx, IR::Inst& inst, ScalarU32 base, ScalarU32 shift) {
|
|
|
|
ctx.Add("SHR.U {}.x,{},{};", inst, base, shift);
|
2021-05-08 19:28:52 +00:00
|
|
|
}
|
|
|
|
|
2021-05-09 06:11:34 +00:00
|
|
|
void EmitShiftRightLogical64([[maybe_unused]] EmitContext& ctx, [[maybe_unused]] Register base,
|
|
|
|
[[maybe_unused]] Register shift) {
|
2021-05-08 19:28:52 +00:00
|
|
|
throw NotImplementedException("GLASM instruction");
|
|
|
|
}
|
|
|
|
|
2021-05-09 22:49:27 +00:00
|
|
|
void EmitShiftRightArithmetic32(EmitContext& ctx, IR::Inst& inst, ScalarS32 base, ScalarS32 shift) {
|
|
|
|
ctx.Add("SHR.S {}.x,{},{};", inst, base, shift);
|
2021-05-08 19:28:52 +00:00
|
|
|
}
|
|
|
|
|
2021-05-09 06:11:34 +00:00
|
|
|
void EmitShiftRightArithmetic64([[maybe_unused]] EmitContext& ctx, [[maybe_unused]] Register base,
|
|
|
|
[[maybe_unused]] Register shift) {
|
2021-05-08 19:28:52 +00:00
|
|
|
throw NotImplementedException("GLASM instruction");
|
|
|
|
}
|
|
|
|
|
2021-05-09 06:11:34 +00:00
|
|
|
void EmitBitwiseAnd32(EmitContext& ctx, IR::Inst& inst, ScalarS32 a, ScalarS32 b) {
|
|
|
|
ctx.Add("AND.S {}.x,{},{};", inst, a, b);
|
2021-05-08 19:28:52 +00:00
|
|
|
}
|
|
|
|
|
2021-05-09 06:11:34 +00:00
|
|
|
void EmitBitwiseOr32(EmitContext& ctx, IR::Inst& inst, ScalarS32 a, ScalarS32 b) {
|
|
|
|
ctx.Add("OR.S {}.x,{},{};", inst, a, b);
|
2021-05-08 19:28:52 +00:00
|
|
|
}
|
|
|
|
|
2021-05-09 06:11:34 +00:00
|
|
|
void EmitBitwiseXor32(EmitContext& ctx, IR::Inst& inst, ScalarS32 a, ScalarS32 b) {
|
|
|
|
ctx.Add("XOR.S {}.x,{},{};", inst, a, b);
|
2021-05-08 19:28:52 +00:00
|
|
|
}
|
|
|
|
|
2021-05-09 21:57:57 +00:00
|
|
|
void EmitBitFieldInsert(EmitContext& ctx, IR::Inst& inst, ScalarS32 base, ScalarS32 insert,
|
|
|
|
ScalarS32 offset, ScalarS32 count) {
|
|
|
|
ctx.Add("MOV.U RC.x,{};MOV.U RC.y,{};", count, offset);
|
|
|
|
ctx.Add("BFI.S {},RC,{},{};", inst, insert, base);
|
2021-05-08 19:28:52 +00:00
|
|
|
}
|
|
|
|
|
2021-05-09 21:57:57 +00:00
|
|
|
void EmitBitFieldSExtract(EmitContext& ctx, IR::Inst& inst, ScalarS32 base, ScalarS32 offset,
|
|
|
|
ScalarS32 count) {
|
|
|
|
ctx.Add("MOV.U RC.x,{};MOV.U RC.y,{};", count, offset);
|
|
|
|
ctx.Add("BFE.S {},RC,{};", inst, base);
|
2021-05-08 19:28:52 +00:00
|
|
|
}
|
|
|
|
|
2021-05-09 21:57:57 +00:00
|
|
|
void EmitBitFieldUExtract(EmitContext& ctx, IR::Inst& inst, ScalarU32 base, ScalarU32 offset,
|
|
|
|
ScalarU32 count) {
|
|
|
|
ctx.Add("MOV.U RC.x,{};MOV.U RC.y,{};", count, offset);
|
|
|
|
ctx.Add("BFE.U {},RC,{};", inst, base);
|
2021-05-08 19:28:52 +00:00
|
|
|
}
|
|
|
|
|
2021-05-09 21:57:57 +00:00
|
|
|
void EmitBitReverse32(EmitContext& ctx, IR::Inst& inst, ScalarS32 value) {
|
|
|
|
ctx.Add("BFR {},{};", inst, value);
|
2021-05-08 19:28:52 +00:00
|
|
|
}
|
|
|
|
|
2021-05-09 22:49:27 +00:00
|
|
|
void EmitBitCount32(EmitContext& ctx, IR::Inst& inst, ScalarS32 value) {
|
|
|
|
ctx.Add("BTC {},{};", inst, value);
|
2021-05-08 19:28:52 +00:00
|
|
|
}
|
|
|
|
|
2021-05-09 21:57:57 +00:00
|
|
|
void EmitBitwiseNot32(EmitContext& ctx, IR::Inst& inst, ScalarS32 value) {
|
|
|
|
ctx.Add("NOT.S {},{};", inst, value);
|
2021-05-08 19:28:52 +00:00
|
|
|
}
|
|
|
|
|
2021-05-09 22:49:27 +00:00
|
|
|
void EmitFindSMsb32(EmitContext& ctx, IR::Inst& inst, ScalarS32 value) {
|
|
|
|
ctx.Add("BTFM.S {},{};", inst, value);
|
2021-05-08 19:28:52 +00:00
|
|
|
}
|
|
|
|
|
2021-05-09 22:49:27 +00:00
|
|
|
void EmitFindUMsb32(EmitContext& ctx, IR::Inst& inst, ScalarU32 value) {
|
|
|
|
ctx.Add("BTFM.U {},{};", inst, value);
|
2021-05-08 19:28:52 +00:00
|
|
|
}
|
|
|
|
|
2021-05-09 22:49:27 +00:00
|
|
|
void EmitSMin32(EmitContext& ctx, IR::Inst& inst, ScalarS32 a, ScalarS32 b) {
|
|
|
|
ctx.Add("MIN.S {},{},{};", inst, a, b);
|
2021-05-08 19:28:52 +00:00
|
|
|
}
|
|
|
|
|
2021-05-09 22:49:27 +00:00
|
|
|
void EmitUMin32(EmitContext& ctx, IR::Inst& inst, ScalarU32 a, ScalarU32 b) {
|
|
|
|
ctx.Add("MIN.U {},{},{};", inst, a, b);
|
2021-05-08 19:28:52 +00:00
|
|
|
}
|
|
|
|
|
2021-05-09 22:49:27 +00:00
|
|
|
void EmitSMax32(EmitContext& ctx, IR::Inst& inst, ScalarS32 a, ScalarS32 b) {
|
|
|
|
ctx.Add("MAX.S {},{},{};", inst, a, b);
|
2021-05-08 19:28:52 +00:00
|
|
|
}
|
|
|
|
|
2021-05-09 22:49:27 +00:00
|
|
|
void EmitUMax32(EmitContext& ctx, IR::Inst& inst, ScalarU32 a, ScalarU32 b) {
|
|
|
|
ctx.Add("MAX.U {},{},{};", inst, a, b);
|
2021-05-08 19:28:52 +00:00
|
|
|
}
|
|
|
|
|
2021-05-09 22:49:27 +00:00
|
|
|
void EmitSClamp32(EmitContext& ctx, IR::Inst& inst, ScalarS32 value, ScalarS32 min, ScalarS32 max) {
|
|
|
|
const Register ret{ctx.reg_alloc.Define(inst)};
|
|
|
|
ctx.Add("MIN.S {}.x,{},{};", ret, max, value);
|
|
|
|
ctx.Add("MAX.S {}.x,{},{};", ret, ret, min);
|
2021-05-08 19:28:52 +00:00
|
|
|
}
|
|
|
|
|
2021-05-09 22:49:27 +00:00
|
|
|
void EmitUClamp32(EmitContext& ctx, IR::Inst& inst, ScalarU32 value, ScalarU32 min, ScalarU32 max) {
|
|
|
|
const Register ret{ctx.reg_alloc.Define(inst)};
|
|
|
|
ctx.Add("MIN.U {}.x,{},{};", ret, max, value);
|
|
|
|
ctx.Add("MAX.U {}.x,{},{};", ret, ret, min);
|
2021-05-08 19:28:52 +00:00
|
|
|
}
|
|
|
|
|
2021-05-09 21:57:57 +00:00
|
|
|
void EmitSLessThan(EmitContext& ctx, IR::Inst& inst, ScalarS32 lhs, ScalarS32 rhs) {
|
|
|
|
ctx.Add("SLT.S {},{},{};", inst, lhs, rhs);
|
2021-05-08 19:28:52 +00:00
|
|
|
}
|
|
|
|
|
2021-05-09 21:57:57 +00:00
|
|
|
void EmitULessThan(EmitContext& ctx, IR::Inst& inst, ScalarU32 lhs, ScalarU32 rhs) {
|
|
|
|
ctx.Add("SLT.U {},{},{};", inst, lhs, rhs);
|
2021-05-08 19:28:52 +00:00
|
|
|
}
|
|
|
|
|
2021-05-09 21:57:57 +00:00
|
|
|
void EmitIEqual(EmitContext& ctx, IR::Inst& inst, ScalarS32 lhs, ScalarS32 rhs) {
|
|
|
|
ctx.Add("SEQ.S {},{},{};", inst, lhs, rhs);
|
2021-05-08 19:28:52 +00:00
|
|
|
}
|
|
|
|
|
2021-05-09 21:57:57 +00:00
|
|
|
void EmitSLessThanEqual(EmitContext& ctx, IR::Inst& inst, ScalarS32 lhs, ScalarS32 rhs) {
|
|
|
|
ctx.Add("SLE.S {},{},{};", inst, lhs, rhs);
|
2021-05-08 19:28:52 +00:00
|
|
|
}
|
|
|
|
|
2021-05-09 21:57:57 +00:00
|
|
|
void EmitULessThanEqual(EmitContext& ctx, IR::Inst& inst, ScalarU32 lhs, ScalarU32 rhs) {
|
|
|
|
ctx.Add("SLE.U {},{},{};", inst, lhs, rhs);
|
2021-05-08 19:28:52 +00:00
|
|
|
}
|
|
|
|
|
2021-05-09 21:57:57 +00:00
|
|
|
void EmitSGreaterThan(EmitContext& ctx, IR::Inst& inst, ScalarS32 lhs, ScalarS32 rhs) {
|
|
|
|
ctx.Add("SGT.S {},{},{};", inst, lhs, rhs);
|
2021-05-08 19:28:52 +00:00
|
|
|
}
|
|
|
|
|
2021-05-09 21:57:57 +00:00
|
|
|
void EmitUGreaterThan(EmitContext& ctx, IR::Inst& inst, ScalarU32 lhs, ScalarU32 rhs) {
|
|
|
|
ctx.Add("SGT.U {},{},{};", inst, lhs, rhs);
|
2021-05-08 19:28:52 +00:00
|
|
|
}
|
|
|
|
|
2021-05-09 21:57:57 +00:00
|
|
|
void EmitINotEqual(EmitContext& ctx, IR::Inst& inst, ScalarS32 lhs, ScalarS32 rhs) {
|
|
|
|
ctx.Add("SNE.U {},{},{};", inst, lhs, rhs);
|
2021-05-08 19:28:52 +00:00
|
|
|
}
|
|
|
|
|
2021-05-09 21:57:57 +00:00
|
|
|
void EmitSGreaterThanEqual(EmitContext& ctx, IR::Inst& inst, ScalarS32 lhs, ScalarS32 rhs) {
|
|
|
|
ctx.Add("SGE.S {},{},{};", inst, lhs, rhs);
|
2021-05-08 19:28:52 +00:00
|
|
|
}
|
|
|
|
|
2021-05-09 21:57:57 +00:00
|
|
|
void EmitUGreaterThanEqual(EmitContext& ctx, IR::Inst& inst, ScalarU32 lhs, ScalarU32 rhs) {
|
|
|
|
ctx.Add("SGE.U {},{},{};", inst, lhs, rhs);
|
2021-05-08 19:28:52 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
} // namespace Shader::Backend::GLASM
|