artemist/tangara-hw
1
0
Fork 0
Code Issues Pull requests Packages Projects Releases Wiki Activity

footprint and model tweaks

Browse source
This commit is contained in:
jacqueline 2024-01-02 15:31:56 +11:00
parent 680880ca32
commit 3dc9915b21
7 changed files with 45005 additions and 15263 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
tangara-faceplate/tangara-faceplate.kicad_pro
View file

@ -131,7 +131,7 @@
"min_via_diameter": 0.39999999999999997, "min_via_diameter": 0.39999999999999997,
"solder_mask_clearance": 0.0, "solder_mask_clearance": 0.0,
"solder_mask_min_width": 0.0, "solder_mask_min_width": 0.0,
"solder_mask_to_copper_clearance": 0.0, "solder_mask_to_copper_clearance": 0.005,
"use_height_for_length_calcs": true "use_height_for_length_calcs": true
}, },
"teardrop_options": [ "teardrop_options": [

30685
tangara-mainboard/3d/5052781533.stp Normal file
View file

File diff suppressed because it is too large Load diff

10
tangara-mainboard/footprints.pretty/GCT_USB4510-03-1-A_REVA.kicad_mod
View file

@ -21,16 +21,16 @@
(stroke (width 0.01) (type solid)) (layer "Edge.Cuts") (tstamp 92af6c99-1645-4d14-93fe-a8748c8c3417)) (stroke (width 0.01) (type solid)) (layer "Edge.Cuts") (tstamp 92af6c99-1645-4d14-93fe-a8748c8c3417))
(fp_line (start -4.62 1.6) (end -4.62 -4.6) (fp_line (start -4.62 1.6) (end -4.62 -4.6)
(stroke (width 0.01) (type solid)) (layer "Edge.Cuts") (tstamp d3187377-d6a2-45fd-a669-485e33d94047)) (stroke (width 0.01) (type solid)) (layer "Edge.Cuts") (tstamp d3187377-d6a2-45fd-a669-485e33d94047))
(fp_line (start 3.68 -4.6) (end -3.68 -4.6) (fp_line (start 3.82 -4.6) (end -3.82 -4.6)
(stroke (width 0.01) (type default)) (layer "Edge.Cuts") (tstamp 1e723ee0-2ea0-44d3-bdb6-07e879044a9f)) (stroke (width 0.01) (type default)) (layer "Edge.Cuts") (tstamp 1e723ee0-2ea0-44d3-bdb6-07e879044a9f))
(fp_line (start 4.62 -4.6) (end 4.62 1.6) (fp_line (start 4.62 -4.6) (end 4.62 1.6)
(stroke (width 0.01) (type solid)) (layer "Edge.Cuts") (tstamp cdafcf96-af3c-40bb-b362-7409f51472c4)) (stroke (width 0.01) (type solid)) (layer "Edge.Cuts") (tstamp cdafcf96-af3c-40bb-b362-7409f51472c4))
(fp_line (start 4.62 1.6) (end 6.36 1.6) (fp_line (start 4.62 1.6) (end 6.36 1.6)
(stroke (width 0.01) (type solid)) (layer "Edge.Cuts") (tstamp cb6821d4-492a-4205-b9e6-0131e3d20d92)) (stroke (width 0.01) (type solid)) (layer "Edge.Cuts") (tstamp cb6821d4-492a-4205-b9e6-0131e3d20d92))
(fp_arc (start -4.62 -4.6) (mid -4.15 -5.07) (end -3.68 -4.6) (fp_arc (start -4.62 -4.6) (mid -4.22 -5) (end -3.82 -4.6)
(stroke (width 0.01) (type default)) (layer "Edge.Cuts") (tstamp 6bda4b57-fe29-4a66-9ac0-dfc556de13c7)) (stroke (width 0.01) (type default)) (layer "Edge.Cuts") (tstamp 41b9157a-cd94-414d-8d13-94f3222d8d81))
(fp_arc (start 3.68 -4.6) (mid 4.15 -5.07) (end 4.62 -4.6) (fp_arc (start 3.82 -4.6) (mid 4.22 -5) (end 4.62 -4.6)
(stroke (width 0.01) (type default)) (layer "Edge.Cuts") (tstamp f26d88b3-ac46-4d34-8a0d-812c50a09e69)) (stroke (width 0.01) (type default)) (layer "Edge.Cuts") (tstamp d1cdf715-1750-45e1-96b1-ef16fe0c480d))
(fp_line (start -6.37 -5.95) (end 6.37 -5.95) (fp_line (start -6.37 -5.95) (end 6.37 -5.95)
(stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 4567b3d1-71bf-4656-959c-a04516181028)) (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 4567b3d1-71bf-4656-959c-a04516181028))
(fp_line (start -6.37 2.35) (end -6.37 -5.95) (fp_line (start -6.37 2.35) (end -6.37 -5.95)

2
tangara-mainboard/fp-info-cache
View file

@ -1,4 +1,4 @@
21503337313000406 21503337313541406
Audio_Module Audio_Module
Reverb_BTDR-1H Reverb_BTDR-1H
Digital Reverberation Unit, http://www.belton.co.kr/inc/downfile.php?seq=17&file=pdf (footprint from http://www.uk-electronic.de/PDF/BTDR-1.pdf) Digital Reverberation Unit, http://www.belton.co.kr/inc/downfile.php?seq=17&file=pdf (footprint from http://www.uk-electronic.de/PDF/BTDR-1.pdf)

29560
tangara-mainboard/tangara-mainboard.kicad_pcb
View file

File diff suppressed because it is too large Load diff

7
tangara-mainboard/tangara-mainboard.kicad_prl
View file

@ -1,7 +1,7 @@
{ {
"board": { "board": {
"active_layer": 31, "active_layer": 44,
"active_layer_preset": "", "active_layer_preset": "Back Layers",
"auto_track_width": true, "auto_track_width": true,
"hidden_netclasses": [], "hidden_netclasses": [],
"hidden_nets": [], "hidden_nets": [],
@ -38,6 +38,7 @@
8, 8,
9, 9,
10, 10,
12,
13, 13,
15, 15,
16, 16,
@ -63,7 +64,7 @@
39, 39,
40 40
], ],
"visible_layers": "fffffff_fffffffd", "visible_layers": "0015055_80000000",
"zone_display_mode": 0 "zone_display_mode": 0
}, },
"meta": { "meta": {

2
tangara-mainboard/tangara-mainboard.kicad_pro
View file

@ -136,7 +136,7 @@
"min_via_diameter": 0.39999999999999997, "min_via_diameter": 0.39999999999999997,
"solder_mask_clearance": 0.0, "solder_mask_clearance": 0.0,
"solder_mask_min_width": 0.0, "solder_mask_min_width": 0.0,
"solder_mask_to_copper_clearance": 0.0, "solder_mask_to_copper_clearance": 0.005,
"use_height_for_length_calcs": true "use_height_for_length_calcs": true
}, },
"teardrop_options": [ "teardrop_options": [