d0b1be6a5d
* mes/module/mescc/mescc.mes: Import riscv64 code generation modules. * mes/module/mescc/riscv64/as.mes: Imports for as.mes. * mes/module/mescc/riscv64/info.mes: Imports for info.mes. * module/mescc/mescc.scm (replace-suffix, arch-get, arch-get-info, arch-get-machine, arch-get-m1-macros, .E?, .s?, .o?): Handle riscv64 and some stubs for riscv32. (arch-get-defines): Add defines for riscv32 and riscv64. * module/mescc/riscv64/as.scm: New file: Code generator module for RISC-V64. * module/mescc/riscv64/info.scm: New file: Architecture info for RISC-V64. * build-aux/build-guile.sh (SCM_FILES): Add them.
64 lines
2.4 KiB
Scheme
64 lines
2.4 KiB
Scheme
;;; GNU Mes --- Maxwell Equations of Software
|
|
;;; Copyright © 2018,2020 Jan (janneke) Nieuwenhuizen <janneke@gnu.org>
|
|
;;; Copyright © 2021 W. J. van der Laan <laanwj@protonmail.com>
|
|
;;;
|
|
;;; This file is part of GNU Mes.
|
|
;;;
|
|
;;; GNU Mes is free software; you can redistribute it and/or modify it
|
|
;;; under the terms of the GNU General Public License as published by
|
|
;;; the Free Software Foundation; either version 3 of the License, or (at
|
|
;;; your option) any later version.
|
|
;;;
|
|
;;; GNU Mes is distributed in the hope that it will be useful, but
|
|
;;; WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
;;; MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
;;; GNU General Public License for more details.
|
|
;;;
|
|
;;; You should have received a copy of the GNU General Public License
|
|
;;; along with GNU Mes. If not, see <http://www.gnu.org/licenses/>.
|
|
|
|
;;; Commentary:
|
|
|
|
;;; Initialize MesCC as riscv64 compiler
|
|
|
|
;;; Code:
|
|
|
|
(define-module (mescc riscv64 info)
|
|
#:use-module (mescc info)
|
|
#:use-module (mescc riscv64 as)
|
|
#:export (riscv64-info
|
|
riscv64:registers))
|
|
|
|
(define (riscv64-info)
|
|
(make <info> #:types riscv64:type-alist #:registers riscv64:registers #:instructions riscv64:instructions))
|
|
|
|
(define riscv64:registers '("t0" "t1" "t2" "t3" "t4")) ;;; t5+t6 is reserved
|
|
(define riscv64:type-alist
|
|
`(("char" . ,(make-type 'signed 1 #f))
|
|
("short" . ,(make-type 'signed 2 #f))
|
|
("int" . ,(make-type 'signed 4 #f))
|
|
("long" . ,(make-type 'signed 8 #f))
|
|
("default" . ,(make-type 'signed 4 #f))
|
|
("*" . ,(make-type 'unsigned 8 #f))
|
|
("long long" . ,(make-type 'signed 8 #f))
|
|
("long long int" . ,(make-type 'signed 8 #f))
|
|
|
|
("void" . ,(make-type 'void 1 #f))
|
|
("signed char" . ,(make-type 'signed 1 #f))
|
|
("unsigned char" . ,(make-type 'unsigned 1 #f))
|
|
("unsigned short" . ,(make-type 'unsigned 2 #f))
|
|
("unsigned" . ,(make-type 'unsigned 4 #f))
|
|
("unsigned int" . ,(make-type 'unsigned 4 #f))
|
|
("unsigned long" . ,(make-type 'unsigned 8 #f))
|
|
("unsigned long long" . ,(make-type 'unsigned 8 #f))
|
|
("unsigned long long int" . ,(make-type 'unsigned 8 #f))
|
|
|
|
("float" . ,(make-type 'float 4 #f))
|
|
("double" . ,(make-type 'float 8 #f))
|
|
("long double" . ,(make-type 'float 8 #f))
|
|
|
|
("short int" . ,(make-type 'signed 2 #f))
|
|
("unsigned short int" . ,(make-type 'unsigned 2 #f))
|
|
("long int" . ,(make-type 'signed 8 #f))
|
|
("unsigned long int" . ,(make-type 'unsigned 8 #f))))
|